Circuit detects errors in address currents for magnetic core arrays by unknown
CR 
Source Sink Lines 
February 1965	 Brief 65-10047 
NASA TECH BRIEF IV 
NASA Tech Briefs are issued by the Technology Utilization Division to summarize specific 
technical innovations derived from the space program. Copies are available to the public from 
the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia, 22151. 
Circuit Detects Errors in Address Currents for Magnetic Core Arrays 
Sink Lines	
—1 Source Lines	 El Drivers 	 T—F Generator
+v 
Strobe 
Error 
Detecting 
Circuit
Reset
Error
	
AND	 I -	 Pulse 
	
CRY	 I 1-f>-..__I Reset 
Error	
I	
9t—rob—e 0—^A,^D 
Detect Circulti ng FLI—,-i—tL t^	 X 
6	 AND
Reset 
Sink Lives
CRY 
Source iinell{l  El Drivers	 Generator 
The problem: Error detection in voltage source (E)-
current sink (I) half-select addressing of magnetic core 
memory arrays. In such a system each EL pair drives a 
discrete half-select line in the memory. All combina-
tions of El pairs are employed. Thus half-select ad-
dressing is accomplished by discretely actuating one 
voltage source circuit and one current source circuit. 
Any of the following conditions can introduce output 
errors in this system: address without voltage source, 
without current sink, or without voltage source-cur-
rent sink; address with multiple sources and single 
sink, with single source and multiple sinks, or with 
multiple sources and sinks; or address out-of-time 
(transient addressing). 
The solution: An address current error detector 
that generates a signal whenever any of the error-
producing conditions arise. 
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How it's done: As indicated in the block diagram 
of the system, an error detecting circuit is provided 
for each addressing coordinate. The outputs of all the 
voltage sources and current sinks plus the coordinate 
address clock (CR, i.e., CR or CR Y) pulse are 
monitored by the associated error detecting circuit. 
If one source and one sink circuit are actuated when 
the current address clock pulse is present, no signal 
is generated by the error detecting circuit. However, if 
any other combination of sources, sinks, and the 
coordinate address clock pulse (present or absent) is 
impressed upon the error detecting circuit, it generates 
a signal that is processed by latch circuits and AND 
gates to present an error pulse at the output of the 
error detection system. 
Details of the error detecting block are shown in the 
circuit diagram. in the absence of a CR pulse and any 
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source or sink signal, transistor Q 2 is saturated; as a 
result, the bias current through R 1 and the output 
level are down. When only a CR pulse is present, Q2 
turns off, and the output level is up. In this case, a 
single source signal and a single sink signal will not 
override the back bias through the resistors R 2, and 
the output remains up. If two or more source signals 
are present, Q 2 turns on and the output level is down. 
If two or more sink signals are present, Q 3 turns on, 
and the output level is down. The CR pulse is not gener-
ated unless one source signal and one sink signal are 
present. Thus, during the time of a strobe signal at 
the AND gates, an up level on the output indicates 
error-free operation and a. down level indicates 
erroneous operation.
Notes: 
1. The error detection system is. compatible with 
most memory configurations employing source-
sink addressing or driver-gate addressing. it may 
also have application in test equipment to deter-
mine signal coincidence. 
2. Inquiries concerning this innovation may be di-
rected to: 
Technology Utilization Officer 
Marshall Space Flight Center 
Huntsville, Alabama, 35812 
Reference: B65- 10047 
Patent status: NASA encourages commercial use 
of this innovation. No patent action is contemplated. 
Source: International Business Machines Corporation, 
under contract to Marshall Space Flight Center 
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